当前位置:网站首页>Introduction to low power consumption and UPF
Introduction to low power consumption and UPF
2022-07-25 09:55:00 【Work makes me happy】
Preface
Make relevant explanations according to personal understanding of online public materials , And quote some pictures and contents for supplementary explanation , Relevant links are placed at the end of the article .
One 、 summary
IEEE1801 UPF -- A brief introduction and overview
Unified Power Format (UPF) Used to describe power intent( Power supply intention ) Standards for , be based on TCL Language writing .
at present , the latest version UPF by UPF3.0 1801-2018.


Synopsys The recommended simulation involves three stages
- Before logic synthesis RTL+UPF :
RTL model Not inserted Low Power cells(isolation cells, level shifters......) and power and ground (PG) net.VCS NLP according to UPF Insert virtual cells and net
- After logical synthesis Gate-level netlist + UPF’:
DC After synthesis UPF’ (UPF prime), At this time, the net list is inserted isolation cells,level shifters,retention registers, but PG net and power switches Not yet .
Simulation at this stage , need gate-level netlist,UPF’ file as well as.db file.(.dbyes binary Format , describe Cell Every Pin Direct dependence on power supply , from test Format.libTransformed into ) Simulation at this stage is not necessary .
After physical implementation Gate-level netlist + UPF" perhaps Gate-level netlist with PG pin:
after IC Compiler,IC Compiler II, perhaps Fusion Compiler After layout and wiring , Will produce UPF" (UPF double-prime).
There is no need to use VCS NLP Running belt UPF" The simulation of , You can run directly PG Netlist The simulation of .
PG Netlist contain UPF As defined in low power cells, as well as PG pin Power supply network , Can be used directly vcs Simulation .
UPF(Unified Power Format) Unified power management format ,UPF file As Golden file, Throughout the process , Guide tool implementation .
SDC The timing constraint is Timing Spec;UPF by POWER DESIGN SPEC, Pass it to the back end as an input file , It needs to be ensured that Golden File.

Two 、Components of UPF
1. Power Domain: A set of elements in a design , They share a common set of power . By default , All logical elements in the power domain use the same primary power and primary ground .
- Every domain There is one. scope And a extent
- scope It is the logical level that this voltage domain is defined , and extent Is a set of logical elements belonging to this voltage domain .
2.Power Supply Network : Abstract description of power distribution ( port 、 The Internet 、 Complete sets of equipment and switches )
3. Power State table: Combined state of different power domains
4. Isolation Strategies: When the main power supply of a power domain is removed , How to isolate the interface of the power domain
5. Retention Strategies (regs are retained when power down, Dubhe doed not include)
6. Level Shifter Strategies: The signal is connected to different power domains with different voltages
7. Power Switch

2.1、Power Domains

2.2、Supply Sets
supply nets and supply ports: Every scope They all have a group supply nets and ports On a specific hierarchy .
supply net It is a conductor that carries the power supply voltage or grounding in a given power supply area , Across multiple voltage domains net Is defined as “reused".
supply port It is between two adjacent levels of the design hierarchy 、 The power connection point between the parent and child blocks of the hierarchy .
supply net adopt supply port From one level of the design hierarchy to the next
supply set: It's a supply nets The abstract set of , Usually it's just one vdd A piece of gnd Of net.
- yes domain-independent Of , stay supply set Medium power and ground Can be arbitrarily in this scope As defined in power domain Use .
supply set handle: Give me a power domain Defined abstraction supply set.
By default , Each power supply domain Yes supply set handle for domain’s primary supply set, a default isolation
supply set, and a default retention supply set.supply set handle Allows you to create any power set for the power domain 、 The power network and power port are designed comprehensively .

2.3、Simstates

2.4、Power State
power state table: List the allowable combinations of voltage values and power switch states of all power domains in this design .

2.5、Power Switches
power switch: It's a device , Turn on and off the power supply network . A switch has an input supply network , An output supply network , And at least one input signal for controlling the switch , It can be controlled by multiple signals , Multiple signals can also be output .

2.6、Isolation Strategies
isolation cell: A known logic value is generated during the closing of the voltage domain .
Connected to the closed block after , Provide a constant value output to prevent the occurrence of X state . Such as below ,block Turn it off P_UP Set as 0, Output constant 0


2.7、Level Shifting Strategies
level shifter: The level shifter converts the signal from the voltage swing of the first domain to the voltage swing of the second domain .
When signals in two different voltage domains communicate , Need to add level-shifter cell To change the level .


2.8、Retention Strategies
retention registers: In the power domain with power switch , Any register that must retain data during shutdown must be implemented as a reserved register . The reserved register has a separate 、 Always on Supply Network , Sometimes called backup power , It keeps the data in the reserved register stable when the main power supply of the domain is turned off .
2.9、Successive Refinement of Power Intent

Reference resources
[UPF] low power consumption (Low Power Design)and UPF Introduce
边栏推荐
- 工程仪器振弦传感器无线采集仪的采集数据发送方式及在线监测系统
- [deep learning] convolutional neural network
- Chmod and chown invalidate the files of the mounted partition
- First knowledge of opencv4.x --- image convolution
- Mlx90640 infrared thermal imager temperature measurement module development instructions
- Exciting method and voltage of vibrating wire sensor by hand-held vibrating wire acquisition instrument
- 数字IC设计SOC入门进阶
- CDA Level1知识点总结之多维数据透视分析
- 关于MLOps中的数据工程,你一定要知道的.......
- 【深度学习模型部署】使用TensorFlow Serving + Tornado部署深度学习模型
猜你喜欢

深度估计自监督模型monodepth2在自己数据集的实战——单卡/多卡训练、推理、Onnx转换和量化指标评估

Camera attitude estimation

ARM预备知识

MLX90640 红外热成像仪测温模块开发笔记(五)

NLM5系列无线振弦传感采集仪的工作模式及休眠模式下状态

SystemVerilog syntax

Mlx90640 infrared thermal imager temperature measurement module development notes (V)

单目深度估计自监督模型Featdepth解读(上)——论文理解和核心源码分析

CDA LEVELⅠ2021新版模拟题一(附答案)

Principle analysis of self supervised depth estimation of fish eye image and interpretation of omnidet core code
随机推荐
Wechat applet realizes the rotation map (automatic switching & manual switching)
多通道振弦、温度、模拟传感信号采集仪数据查看和参数修改
ADC简介
CCF 201604-2 俄罗斯方块
AMD EPYC 9664旗舰规格曝光:96核192线程 480MB缓存 3.8GHz频率
How to add other PHP versions to MAMP
Customize the view to realize the background of redeeming lottery tickets [elementary]
App lifecycle and appledelegate, scenedelegate
ARM GIC简介
Coredata storage to do list
CCF 201503-3 节日
How to install pytorch—— A most simple and effective method!
OC -- packaging class and processing object
AI模型风险评估 第1部分:动机
Hyperautomation for the enhancement of automation in industries 论文翻译
【RNN】剖析RNN 之 从RNN-(Simple|LSTM) 到 序列生成 再到 seq2seq框架(encoder-decoder,或称为seq2seq)
Yolov5 realizes target detection of small data sets -- kolektor defect data set
About student management system (registration, login, student side)
LoRA转4G及网关中继器工作原理
CDA Level1多选题精选
